Fault simulation and test generation for small delay faults
نویسنده
چکیده
Fault Simulation and Test Generation for Small Delay Faults. (December 2006) Wangqi Qiu, B.S., Fudan University, China Chair of Advisory Committee: Dr. Duncan M. Walker Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they model only a subset of delay defect behaviors. To solve this problem, a more realistic delay fault model has been developed which models delay faults caused by the combination of spot defects and parametric process variation. According to the new model, a realistic delay fault coverage metric has been developed. Traditional path delay fault coverage metrics result in unrealistically low fault coverage, and the real test quality is not reflected. The new metric uses a statistical approach and the simulation based fault coverage is consistent with silicon data. Fast simulation algorithms are also included in this dissertation. The new metric suggests that testing the K longest paths per gate (KLPG) has high detection probability for small delay faults under process variation. In this dissertation, a novel automatic test pattern generation (ATPG) methodology to find the K longest testable paths through each gate for both combinational and sequential circuits is presented. Many techniques are used to reduce search space and CPU time significantly. Experimental results show that this methodology is efficient and able to handle circuits
منابع مشابه
Simulation Based Test Generation for Crosstalk Delay Faults in Asynchronous Sequential Circuits
A number of efforts have been recently devoted to fault modeling, fault simulation and test generation for asynchronous circuits (Shi and Makris 2004). Simulation based approach for testing gate delay faults in asynchronous sequential circuits was proposed by Sur-Kolay et al (2000). Shi and Makris (2006) have proposed a test method for path delay faults based on a design for test strategy. In s...
متن کاملA BIST TPG Approach for Interconnect Testing With the IEEE 1149.1 STD
On Compact Test Sets for Multiple Stuck-At Faults for Large Circuits p. 20 Identification of Feedback Bridging Faults with Oscillation p. 25 Delay Fault and Memory Test Defining SRAM Resistive Defects and Their Simulation Stimuli p. 33 Vector-Based Functional Fault Models for Delay Faults p. 41 Easily Path Delay Fault Testable Non-Restoring Cellular Array Dividers p. 47 March Tests for Word-Ori...
متن کاملTransition Faults and Transition Path Delay Faults: Test Generation, Path Selection, and Built-In Generation of Functional Broadside Tests
Yao, Bo. Ph.D., Purdue University, December 2013. Transition Faults and Transition Path Delay Faults: Test Generation, Path Selection, and Built-In Generation of Functional Broadside Tests. Major Professor: Irith Pomeranz. As the clock frequency and complexity of digital integrated circuits increase rapidly, delay testing is indispensable to guarantee the correct timing behavior of the circuits...
متن کاملOn test coverage of path delay faults
We propose a coverage metric and a two-pass test generation method for path delay faults in combinational logic circuits. The coverage is measured for each line with a rising and a falling transition. However, the test criterion is diflerent from that of the slow-to-rise and slow-to-fall transition faults. The test, called “line delay test”, is a path delay test for the longest sensitizable pat...
متن کاملOn Test Coverage of Path Delay Faults - VLSI Design, 1996. Proceedings., Ninth International Conference on
W e propose a coverage metric and a two-pass test generation method f o r path delay faults in combinational logic circuits. The coverage is measured f o r each line with a rising and a falling transition. However, the test criterion is different f r o m that of the slow-to-rise and slow-to-fall transition faults. The test, called “line delay test”, as a path delay test for the longest sensitiz...
متن کامل